

# 1-Bit Sub Threshold Full Adders in 65nm CMOS Technology

Farshad Moradi, Dag T. Wisland,  
Tuan Vu Cao  
Nanoelectronics Group, Department of  
Informatics, University of Oslo, NO-  
0316 Oslo, NORWAY  
{moradi,dagwis,caovu}@ifi.uio.no

Ali Peiravi  
Department of Electrical engineering,  
Ferdowsi University of Mashhad,  
Mashhad, IRAN  
peiravi@ferdowsi.um.ac.ir

Hamid Mahmoodi  
School of Engineering, San Francisco  
State University, 1600 Holloway  
Avenue, San Francisco, CA 94132, USA  
mahmoodi@sfsu.edu

**Abstract:** In this paper a new full adder (FA) circuit optimized for ultra low power operation is proposed. The circuit is based on modified XOR gates operated in the subthreshold region to minimize the power consumption. Simulated results using 65nm standard CMOS models are provided. The simulation results show a 5% - 20% for frequency ranges from 1 KHz to 20MHz and supply voltages lower than 0.3V.

**Keywords:** Full adder, ultra low power, subthreshold

## I. INTRODUCTION

Supply voltage scaling is among the most efficient ways to reduce the power consumption of digital circuitry due to the quadratic relationship between dynamic power consumption and supply voltage. This technique will however degrade the performance due to the inverse relationship between circuit delay and the current level. As a consequence the threshold voltage in deep submicron processes is lowered to mitigate this problem. Decreasing the threshold voltage causes an exponential increase in subthreshold current enabling the possibility of utilizing this region for evaluating logic circuits with reasonable noise margins. Without applying special techniques subthreshold operation results in reduced speed due to the reduced evaluation current. The evaluation current in this case is the current flowing when the voltage of gate to source is less than or equals threshold voltage and the supply voltage is near the threshold voltage. As can be observed in Fig. 1, the  $I_{on}$  (when the transistor is evaluating) to  $I_{off}$  (when the voltage of gate to source equals zero or is close to zero) ratio is low compared with the  $I_{on}/I_{off}$  ratio for higher supply voltages. However, for ultra low power applications like implants and wireless sensor nodes, operating speed is not the primary concern since the demands for signal bandwidth are most often relaxed. For these applications the most important design goal is to optimize for low power consumption. The addition of 2 bits (A and B) with input carry ( $C_{in}$ ) generates the SUM bit and the output carry bit ( $C_{out}$ ). The following equations describe the full adder operation:

$$SUM = A \oplus B \oplus C_{in} \quad (1)$$

$$C_{out} = (A \cdot B) + (A \cdot C_{in}) + (B \cdot C_{in}) \quad (2)$$

$$H = A \oplus B \quad (3)$$

$$SUM = H \oplus C_{in} \quad (4)$$

$$C_{out} = A \cdot H' + C_{in} \cdot H \quad (5)$$

Most adder topologies are based on two XOR gates (one to generate H and H', and the other to generate the SUM output), and one MUX (to generate the  $C_{out}$ ) [1]. In [1] different circuit topologies have been analyzed and simulated in different ranges of supply voltages. In general the reported circuits do not work properly for ultra low supply voltages. For low supply voltages they suffer from a high delay because of the reduction in evaluation current




Fig. 1. Ion/Ioff ratio for NMOS devices




Fig. 2. SERF 1-Bit Full Adder[2]

charging/discharging the nodes in the circuit. A reduction in the evaluation current increases the circuit delay which again decreases the maximum frequency of the applied signals. Most of the proposed circuits in [1] are designed for high speed applications and small size in technologies before 0.18 micron and fail to work for supply voltages below 0.2 volt in 65nm CMOS technology mainly due to the many leakage mechanisms associated with nanoscale technologies.

Another proposed circuit is illustrated in Fig. 2. The Static Energy-Recovery Full adder (SERF) topology uses only 10 transistors which is the least number of transistors reported. The SERF is also considered to be the best in terms of power consumption, according to [2]. However for low supply voltages the circuit has a problem in the state when  $A=1$ ,  $B=1$ , and  $C_{in}=0$ . In this case  $C_{out}$  goes to high using a NMOS pass transistor. But, it cannot be charged to  $V_{DD}$  because of using NMOS to connect to  $V_{DD}$  and also the gate of NMOS pass transistor is connected to  $V_{DD}-V_{th}$  in this condition. So,  $C_{out}$  can rise just to  $V_{DD}-2V_{th}$  that causes a constraint to work in ultra low supply voltages. For instance to avoid the failure with these inputs, suppose that  $V_{th}$  for NMOS transistor in 65nm is 0.18V, so  $C_{out}$  can rise only to  $V_{DD}-0.36$ . Therefore, the supply voltage must be higher than 0.72V. Though, it depends on transistors sizing. With higher sized transistors, we can reduce the

supply voltage more.  $V_{DD}$  must be higher than  $C_{out}$  to have a high logic at the output. But by using an NMOS to charge  $C_{out}$  to high, causes it to fail for some cases, especially while the performance is more important. In [3] a 14-transistors full adder has been proposed. These different proposed circuits are all low power designs but they are not working properly in ultra low power applications when the supply voltage is decreased below the threshold voltage. Some of them have lower area compared to other standard circuits [4] but during the change of state in input signals, the voltage drop is irrefutable. Meanwhile to evaluate these circuits upsizing the transistors are required resulting in an increased power consumption. Reference [5] also proposes different configurations for full adder design in subthreshold region. However, these circuits also have some area overhead and do not work properly in ultra deep submicron technologies.

As shown in Eq. 1, the SUM signal may be generated using two XOR gates. The output of the first XOR-gate is the H signal that may be used to generate the COUT signal [6]. To implement the H signal and the SUM, XOR gates may thus be used, and for generating COUT from H, a small MUX 2X1 is used. As a consequence the most important and dominating part of the FA circuit is the XOR gate. Thus by designing an ultra low power XOR gate, an ultra low power FA is also feasible. In the following section different XOR circuit topologies are analyzed and then our proposed circuits are presented.

In the introduction the motivation for this work was presented along with an analysis of previously proposed FA circuits. In section II, the main building block of the FA, the low power XOR gate is described, analyzed and simulated. Also this section presents a low power XOR gate topologies designed for ultra low supply voltages in deep submicron technologies along with simulation results of the XOR gates. In section III, 1-bit FA design, using proposed XOR gates are presented. Finally conclusions are included in section IV.

## II. PROPOSED XOR CIRCUIT

Fig. 3 illustrates a XOR-XNOR gate for ultra low power applications [5]. This XOR-XNOR gate consumes very low power and also has a low leakage, but during the switching the drop in voltage at the outputs is inevitable. Another problem is the high area overhead since 16 transistors are employed in this circuit. In nanometer scale and also in subthreshold voltage this circuit cannot operate properly because of the many leaky NMOS transistors.




Fig.3. XOR-XNOR gate circuit [5]




Fig.4. XOR gate and its operation [4]

During the inverter delay for generating the  $B'$  and  $A'$  signals an undesired voltage drop occurs. For solving the leakage paths in this circuit, the author has proposed using multi threshold voltage transistors as a suitable but expensive method due to the need for more process options. Other XOR gate circuits have been proposed in [4]. Fig 4 shows the standard XOR gate using static




Fig.5. XOR behaviour during the switching from  $AB="10"$  to  $AB="01"$

CMOS and pass transistor logic. The problems of these circuits have been explained in [3].

To solve the problem of leakage paths during the switching from  $AB="01"$  to  $AB="10"$ , an XOR gate in Fig.5 is proposed. The leakage occurs when the idle current of the parallel devices reduces the  $I_{on}/I_{off}$  ratio. An example of leakage path is illustrated in the XOR gate in Fig. 5(a), (b), which shows the schematic of the tiny XOR gate [4] commonly used in traditional circuit design. An analysis of the drive currents and leakage currents for the input vector ( $A=0, B=1$ ) shows that since there are three 'off' devices and one 'on' device during this state,  $I_{on}/I_{off}$  is degraded. The simulation shows that the output voltage is driven to  $V_{dd}$  but during the switching state there is a drop in output voltage that causes failure for supply voltage lower than 0.2V. This effect is further compounded if process variations are considered in the analysis.

Fig. 6 describes the circuit in state  $A=0, B=1$  for XOR gate in [3]. The behaviour of this circuit is analysed during

the changing inputs from  $AB="01"$  to  $AB="10"$ . As it can be seen from the behavior of the circuit during the state in which the change from Y ( $A=0, B=1$ ) to X ( $A=1, B=0$ ) occurs (during the delay for an inverter), one PMOS transistor is ON trying to charge the output node. Also one NMOS transistor is trying to discharge the output node to zero that it causes a drop in output voltage. As shown also one of the PMOS transistors has a weak current that adds to the discharging paths. However, the discharging time is as short as a delay for an inverter.

After this time, in state X, there is a subthreshold path that sinks a subthreshold current from the output node, while the right side PMOS transistor tries to hold the state of the output. To solve this problem we propose an idea to mitigate the discharging at output node during the state change. To remove the discharge path during the state change, during the state change, by applying the B input signal after a delay equals to that of two inverters, the circuit behavior is improved compared to the original circuit. As it can be seen from Fig. 6, there are one NMOS transistor that is in the ON state and one transistor in subthreshold region ( $V_{GS}=0$  and  $V_{DS}=V_{DD}$ ). As a consequence currents that start to discharge the state of output node are approximately half of that for the unmodified circuit. This power reduction has a penalty in area overhead due to the extra inverter added to the circuit. However since the power consumption of the proposed circuit is decreased more than 20% the additional area can be accepted for applications where the power consumption is of main importance. The noise immunity




Fig. 6. XOR gate operation




Fig.7. proposed XOR gates

of the circuit is also improved.

The schematics of the proposed circuits are shown in Fig. 7. These circuits are referred to as AP, BP, CP, and DP. In circuit BP, B signal is applied after delays for two inverters. For DP circuit, the second inverter has a higher size than the first inverter. Another idea that improves the shape of signal in output and also lowers the consumption, but decreases the speed of the circuit is shown in Fig.7 (AP). This circuit is using the stack effect to suppress the leakage paths that causes drop point in switching point.

As illustrated in Fig. 8, the drop point (dashed line) during the switching from  $AB="01"$  to  $AB="10"$ , it shows the output waveform of the proposed DP and CP XOR gates. As it can be seen in this figure, the drop point is smaller compared to output of XOR in [4]. As a result the power consumption is decreased. Fig.9 shows the output waveforms of the XOR gate for BP circuit compared with XOR gate in [3]. Also Fig. 10 shows the output waveforms of the proposed AP XOR gate. Also, in this figure, it can be observed that the drop point is improved compared to the results in Fig. 8.

According to transistor level simulations the circuits proposed in this paper show a power reduction from 5% to 20% compared with other previously reported circuits. However the area overhead of the proposed circuits compared with other circuits ranges from 1% to 11% (active area).




Fig. 8. Output waveform of XOR in [4] compared with two proposed XOR gate (CP and DP)




Fig.9. Output waveform for BP-XOR compared with XOR[5]




Fig.10. Output waveform for AP-XOR




Fig.11. Topology of 1-bit Full Adder

### III. FULL ADDER DESIGN

The proposed XOR gates are employed in 1-bit full adder topologies. The topology used for the full adder design is illustrated in Fig. 11. The output block of the FA circuit is a CMOS MUX [6].

The four proposed XOR gates are now utilized in a FA design (nominated AP (A proposed), BP (B proposed), CP (C proposed), and DP (D proposed)). The simulation results for the proposed FA circuits are shown in Fig. 12. It can be seen that the proposed circuits mostly have a lower power consumption compared with other reported circuits. Although, area overheads of the proposed circuits are inevitable but for some cases this area overhead is negligible. The proposed circuits are simulated for different




Fig. 12. Power vs. Frequency for different FA designs (normalized to the power of Standard CMOS design)




Fig.13. Delays for different FA designs (normalized to the delay of Standard CMOS FA design)

supply voltages ranging from 0.1V to 0.25V and the range of frequency from 1KHZ to 20 MHZ. The results of the proposed circuits in this paper are compared with a standard CMOS full adder and also the SERF full adder. The number of transistors that are used in our proposed circuits is 24 and 22 transistors. Thus the area overhead of the proposed circuits is higher than SERF adder design and also some other circuits. However compared to the area of a standard CMOS 1-bit full adder design, the proposed circuits have less area. The delay of the proposed circuits is compared with other circuits in Fig. 13 which shows that the delay of the proposed circuits is higher in some cases. Although the circuits proposed in this paper have a lower speed than standard CMOS and SERF circuit, but they have a lower PDP in most cases.

### IV. CONCLUSION

In this paper some new XOR-gate configurations for ultra low power applications have been proposed. The different XOR-gate topologies have been utilized in full adder design. Compared to other reported results, the power consumption is reduced especially in deep submicron CMOS technologies at the cost of a small area overhead in some cases.

### REFERENCES

- [1] T. Darwish, M. Bayoumi, "Ultra 1-Bit Full Adder Cells", Proc. on the 45th Midwest Symposium of Circuits and Systems, MWSCAS, pp. II-290- II-293 vol.2, 2002.
- [2] R. Shalem, E. John and L. K. John, "A Novel Low Power Energy Recovery Full Adder Cell", Proc. of Ninth Great Lakes Symposium on VLSI, 1999, pp.380-383.
- [3] T. Vigneswaran, B. Mukundhan, and P. Subbarami Reddy, "A novel lowpower, high speed 14 transistor CMOS full adder cell with 50% improvement in threshold loss problem," *Enformatika Trans. Eng. Comp. Tech.*, vol. 13, pp. 82-85, May 2006.
- [4] A. Wang, A. Chandrakasan, "A 180-mV Subthreshold FFT Processor Using a Minimum Energy Design Methodology", *IEEE Journal of Solid-State Circuits*, Vol. 40, No. 1, January 2005.
- [5] Mandeep Singh, Christophe Giacomotto, Bart Zeydel, and Vojin Oklobdzija, "Logic Style Comparison for Ultra Low Power Operation in 65nm Technology" Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation book, Vol. 4644, pp. 181-190, 2007.
- [6] V. Moalemi, A. Afzali Koosha, "Subthreshold 1-Bit Full Adder Cells in sub-100 nm Technologies ", *Proc. of the IEEE Computer Society Annual Symposium on VLSI*, pp. 514-515, 2007.